Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by fred23

  1. F

    coax for making 1/4 wave splitter

    Sage Wireline **broken link removed**
  2. F

    why is mutual inductance a complex number in my ADS Momentum?

    M is only real for low frequency coupled inductors where the is negligible time delay for flux changes in the primary to affect the secondary. Any accurate representation of coupled coils (particularly at high frequencies and where they are separated) will show a phase delay to the secondary...
  3. F

    envelope dectector vs Product modulator

    At the risk of doing the OP's homework, this is not true - see the following figure from Lathai "Modern Digital and Analog Communication Systems" The S/N degradation approaches 0dB as the input S/N becomes very large, but for small (negative) S/N it is unbounded, and becomes much greater...
  4. F

    envelope dectector vs Product modulator

    This is not right. Whilst it is correct in that the synchronous demodulator suppresses the noise in the quadrature channel, which is half the noise, the effect of noise on the envelope detector is much more complex. The envelope detector is always worse, but rarely by 3dB. In high S/N...
  5. F

    What's the easiest way to determine complex impedance of transmission line?

    The fact the structure is open will mean it will radiate. - I don't think this is correct. An open balanced two conductor transmission line has a real characteristic impedance and doesn't radiate, an open microstrip line in homogeneous medium (no dielectric) is TEM and doesn't radiate... Your...
  6. F

    Measuring PLL loop bandwidth

    You can also try to measure it directly: Measuring the Loop Bandwidth of a PLL https://www.radio-labs.com/DesignFile/dn003.pdf
  7. F

    [SOLVED] Active Filter for PLL

    Two things to watch using the AD979A as an active loop filter: 1. The input bias current is high, of the order of 1uA. This will lead to very high reference spurs unless your loop bandwidth is very low. You can simulate this on ADIsimPLL. 2. The input common mode voltage range makes it very...
  8. F

    Why thick substrate results in broad impedance bandwidth?

    That's what I did - showed that if you kept the radiated power constant then the stored reactive power increased as you decrease the substrate thickness. What is not clear from your analysis is why the ratio of the radiated power to the reactive power drops as you decrease the material...
  9. F

    Why thick substrate results in broad impedance bandwidth?

    Consider a half-wavelength microstrip patch antenna at resonance on an electrically thin substrate (thickness a small fraction of a wavelength). The radiated power is dependent on the voltage at the end of the patch and the patch width and is independent of the substrate thickness. If we hold...
  10. F

    Fundamental trap and 3rd overtone of crystal

    Looking at the simplified schematic, the oscillator is a colpitts using the 10p and 22p capacitors. The 0.5uH - 1.3uH inductor is across the 22p cap, and its purpose is to make the capacitor look inductive at the fundamental frequency you are trying to suppress, as if you replace one of the caps...
  11. F

    layout for antenna spatial diversity

    How about a monopole and a small loop, this gives you some polarisation diversity all in one plane. What is the application, without knowing the details of the environment it is hard to know what diversity solutions may assist. Certainly if either end of the link is hand-held then you almost...
  12. F

    Spur Problem in a PLL Circuit [pls hlp me]

    Re: PLL Problem [pls hlp me] OK then with a 3.2MHz PD freq you should be able to have a 300kHz LBW. Have you looked at the CP output to see if things are occurring at something like a 3.2MHz rate? You would expect to see fractional spurs at multiples of 12.3kHz, however depending on...
  13. F

    Spur Problem in a PLL Circuit [pls hlp me]

    Re: PLL Problem [pls hlp me] What is your phase detector frequency? What is the modulus?
  14. F

    Spur Problem in a PLL Circuit [pls hlp me]

    Re: PLL Problem [pls hlp me] Go back to basics: 0. check power supplies etc.. 1. double check the chip programming, if possible use the test output and send the outputs of the R and N counters there and check the frequency. 2. break the loop before the VCO, use a power supply to drive the...
  15. F

    Spur Problem in a PLL Circuit [pls hlp me]

    Re: PLL Problem [pls hlp me] So just getting the rest of the information from that first design: 1. What is the output frequency, what is the phase detector frequency? 2. I assume it is fractional-N, what is the modulus? 3. is it locked - i.e. is the output frequency correct - have you...

Part and Inventory Search

Back
Top