Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello everyone:
In the computer architecture concerning out of order execution, it often has term of "precise state" and "precise interrupt". But what is precise state or precise interrupt?
Thanks.
From the book written by John L. Hennessy and David A. Patterson, Computer Architecture-A Quantitative Approach, 4th edition, in appendix A, A-20.The following is the content:
The load instruction has a delay or latency that cannot be eliminated by for-warding alone. Instead, we need to add...
From my perspective, when a pipeline is interlocked, it will generate a pipeline stall. Who can tell me the detail differences between interlock and stall. Thanks.
As I know, Synopsys VCS has many versions, such as VCS vD and VCS_MX. And now I come across some problem related with the version information when VCS works with Verdi. Who can give me a detailed description about the VCS version.
Thanks !!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
