Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,rfsystem!Your answer helps me a lot.But I still have a little puzzle.Do you mean I just need to fill the subcircuit name in the modelName blank?Please show me the way!Thank you!
inline subckt hspice
I have a model file with subcircuit defined in it.But I cannot simulate my circuit when I fill the subcircuit name in the blank of modelName.And I have to invoke the features of the subcircuit!How can I solve the problem!Please help me!Thanks! Posted from a mobile
Do you wanna run a post simulation to ensure that your layout could work correctly with the parasitical risistors or capacitors?Maybe you should use the LPE and PRE tools to get a full netlist for your simulation.
Send via mobile phone wap.edaboard.com
Help!A basic question!
Hi friends!
I am a rookie.Now I have a question!Pls help me!
I want to know the difference between Pmos and Nmos when they act as a TG.And what's the benefit of using a cmos TG?
Thanks a lot![/code]
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
