Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by finerain22

  1. F

    op gain requirement for sigma delta adc

    I'm disigning a classic socond order sigma-delta modulator(CIFB structure), wiht osr=128, fs=64K,ENOB=13bits. How to determine the op gain for the first integrators? Should the dc error at the output of the first integrators should be smaller than 1/2 LSB? Or we can other ristrictions to...
  2. F

    integrator saturation problem

    In the verilog-a model, use voltage-control-voltage source to model the opamp, the gain is 2000, offset and saturation are not concerned. The simulation time is long, due the accumalted error is so large, that the verilog-a model shows a diffence from the matlab model. This maybe the point...
  3. F

    integrator saturation problem

    After voltage scalling, the output swing of integrator in SDM using verilog-a model is different from the SDM model using Matlab model, how would this happen?
  4. F

    integrator saturation problem

    I am a new comer to Sigma-Delta Modulator. Now I working on a two order SDM, ENOB=13bit Fist I do ideal simulation in Matlab, and find the output swing of integrator is -3v~+3v But 3.3v transistors are used in our design, does this means the design in Matlab is improper, I have to choose a...
  5. F

    How a self-biasing circuit (latch) is done ?

    low voltage self-biasing reference circuits There are three state for the circuit: 1,0, and bi-stable state when the clk is high, the self biasing circuit(regenerative circuit) strives out of the former 1 or 0 state, Vout+ and Vout- settle down to the same voltage( at least very closely...
  6. F

    twin well and triple well CMOS process

    triple well cmos process Tripple would provide much better LATCH-UP protection over the TWIN well structure.Usually a extra deep N well is implemented underlying the P-Well or N-well, the minority carriers is collected by the reverse biased local (bulk-to-deep N well) junction.
  7. F

    Current reference for DAC

    How to realize a temperature dependend mirror ratio? Sound difficult?
  8. F

    how to simualte CMRR for diffrential amp?

    How to model the common mode feedback circuit? In some differential opamps, swtich cap CMFB is used, how to test the parameters of the ops?
  9. F

    DC/DC Converter Model in Matlab/Simulink

    simulink converter I am woking on dc-dc converter design now! Thanks you!
  10. F

    Behavoral model simulation

    Another question: Do we need to build a model for a single transistor, when we use matlab to the system simulation?

Part and Inventory Search

Back
Top