Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi
I'm coding a hexa port RAM using an IP Core generated module "dual port RAM". when I click the implement top module the synth process fails giving the error "ERROR:Xst:827 - "/myram/my_ram.vhd" line 137: Signal addrb_inp cannot be synthesized, bad synchronous description. The description...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
