Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all: I'm designing a 10 bits 100MHz/s Pipeline ADC by using OP sharing.
I wanna change my architecture from 1.5 b/stage to 2.5b/stage due to power optimization.
But I don't know how to design the 6-to-3 encoding circuit in subADC.
Where can I find the specific schematic diagram?
Or someone...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
