Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Different s/h circuits, have different way to reducing glitch.as to switch cap s/h circuit, charge injection and clock feedthrough are considered.also opa must have large DC gain.
if the offset of s/h circuit is very big, dc gain of OTA is a little small. at large,the gain is more 120DB.about you? at first PM(phase margin) of OTA must be sufficient.
Re: filter design
thank you very much. and I have a question:as for filter design of sigma delta ADC,which will be considered. who have paper and book about this. thanks!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
