Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi
the reason to use a zenner on gate-source is to climp 18V on VGS, i take it off but still have problems.
I think is on input signals, how i do?
appreciate the help. TKS
just tried but the error still happening. i think can be the input PWM (HIN1,2,3 and LIN1,2,3) they must have some phase lag but i dont know how to do that.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.