Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: complement in vhdl??
To reverse the order of bits without having to do it long-hand
process(A)
begin
for i in A'range loop
B(B'left - i) <= A(i);
end loop
end process
This should be synthesisable. My use of B'left assumes that A and B are both defined with the same range...
Re: CLK in DCM
You have selected feedback as "1X" but you haven't connected the CLKFB pin. Check the user manual for details.
In short, take CLK0 to a BUFG, then route the output of that BUFG back to CLKFB.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
