Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by ElEngineer

  1. E

    Sigma delta modulator simulink model troubleshooting

    I think that you are right. If you have negative signals you have to have the feedback with negative signals too.
  2. E

    Sigma delta ADC - simulink model

    Never mind, I have found the error in my code - needed to account for the transition delay of the decimation filter. After I discarded those initial bits from the bitstram (the higher the decimation rate - the more bits need to be discarded) the SNR is correct.
  3. E

    Sigma delta ADC - simulink model

    I have tried to estimate the SNR of the sigma delta conversion after the sinc^3 filter and got lots of noise at the low frequency end. It looks like the opposite of noise shaping, see attached. When fft of the bitstream is plot the SNR is almost twice as high for the same frequency. Am I using...
  4. E

    Sigma delta modulator simulink model troubleshooting

    Maybe you have a gain element of 1/Vref after the DAC?

Part and Inventory Search

Back
Top