Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Say I have a capacitor and resistor,
then 1/2 CV^2 = 1/2 kT. right? where V^2 is the mean squared noise voltage across the capacitor. I wan t to how this equation is modified in case there are many resistors and capacitors..so that one can calculate the mean squared noise voltage across the...
Hi,
Can any one help me in calculating mean square value of noise voltage in passive circuits (containing R L C only)..Suppose the output of interest is voltage across any one of the capacitor (there may be other capacitors as well)
How can we apply the equipartition law for thermal noise here?
well, when emulating the inductor (of parallel R L C ) by active elements we do have both bandpass and lowpass nature at both nodes in a biquad section.
I'm implementing a buttreworth response with wp = few MHz
In particular, is it possible to tell which one (gm-C or op-amp RC) will be more...
I want to design a active filter emulating the RLC filter.
I have two options to implement
a) using gm-C
b) using op-amp and RC
which is a better method and why??
also i wanted to know how the frequency responses are affected due to parameter variations in both the cases.. i want to know the...
I want to design a NTF for DSM with complex zeros such that the in-band noise is minimized.
Is there any any algorithm (can be implemented in MATLAB) that I can use to place the zeros ???
Thanks!
please help...
i am meeting all other specs except the S11
when i am trying to achive the require S11 over the band, i have to decrease the input Q of the circuit and this in turn increases the NF beyond 2dB.. what to do...
Hi, I need to design a differential Low-Noise Amplifier (LNA) using the IBM 90nm CMOS process with f0= 2.3 to 2.6GHz, Differential Rin= 100Ω; S11 < -15dB, Voltage gain ≥20 dB, NF ≤2dB, IIP3 ≥-5dBm.
can any one help how to proceed with the design meeting all the contrains with minimum power.
The 'magic box' is the DC/DC converter The schematic employs negative feedback to ensure Vout stays at Vref even for variations in Vin or other parameters such as the load current.
My question is how to calculate the required gain of the feedback amplifier??
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.