Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: how to deal the path who can't satisfy timing constraint
normaly when you add global constraints such as the period constraint, it contraints all the design and so it will be more difficult to meet the constraints.. so try to add path specific timing contraints for the paths that didn't...
formula expression sysgen
you can initialize the ROM by creating a ".coe" file that holds all the words to be written in the ROM.... you can include this file while generating the ROM from the coregen...
The format of the ".coe" should be as follows:
MEMORY_INITIALIZATION_RADIX = (2,16 or...
Dear All,
I have a design that contains ARM processor and FPGA... inside the FPGA there is a single master AMBA bus connection with the ARM as the master of it... so I have an ARM wrapper to connect the ARM to the AHB bus.... The ARM and the FPGA are both mounted on the same board which...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
