Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thanks for your advises, i had exams and didn't have time to think about it upto today.
With the clockless version of the project(with delays), i made some behavioral simulations and everything works fine. However when i make post translate simulation, i have always no output[000..0], implying...
Lets say i have 4 dflipflops/latches to from a serial register.
Now, if my each flipflop/latches is not inputted a clock signal, and each of them are sensitive on rising edge of the input:
Lets, say initially all states are 0; and i apply an input of 1
1 ==> 0000 :now on the rising edge...
Hello,
I have been searching for days but i could not find a solution, so here is the problem:
I want to implement a design that, when i press and then depress a "key"(like keyboard key, lets say switch), the input must only shift one memory element. However shift registers shift bits with...
I have a verilog project on command line interface(i.e. we have a xilinx card and with the verilog code we write, we will input function name press enter input parameters press enter and the program will excecute combinational logic and set the output in 7 segments)
There will be error...
Re-editing my last reply:
I did not think that these caps can be used in class ab stage to provide much longer discharge currents to the amp. However considering that supply does not give current for one half cycle(charging the capactior fastly), and since that at the other half cycle the...
As for current limiting i found this https://www.electronics-lab.com/blog/?p=18400 circuit. I played with it and result is a supply with 15 volts limited to 1 amps:
**broken link removed**
**broken link removed**
Of course not practicali, just for modeling.. Negative supply version have pnps...
Thank you for your comments,
In spice, i connected a 25 ohms to the 25 volts supply, however it ruined the circuit operation.
For the problem, i don't think that i can get more than 4 watts at speaker, since i cannot get more than 1A peak current flowing through it
Hello everyone,
In the analog electronics project, we are required to build an audio amplifier. The restrictions are:
- IC's will not be used.
- At least 6 watts will be delivered to 8 ohms speaker.
I have made 2 designs, one class ab and one class d amplifiers, in simulation everything works...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
