Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
How to design CMOS D clocked Flip-flop with CLEAR input?
Hi,
I am looking for a GATE/transistor level design of a D-flip-flop where I would have three inputs, i.e. D, CLK and CLEAR, and two outputs Q and Q'.
I am not a digital guy so don't know much about these Latches/flip-flops....So please...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
