Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am really sorry, but I don't get what is meant by hard instance here. I have come across this term in some of the other forum posts as well, but it wasn't exactly mentioned what is meant by it. As I had mentioned before I have the .lib, .v files, how should I generate the hard instance out of...
Can you please elaborate on, what you mean by "instead of RTL code without memory, you provide RTL code that has a hard instance of the memory already in it"?
This is the script that I am using for synthesis using Genus. I have specified both the library files, but still, the memory is being...
Hi, thanks for the quick reply. I tried specifying both the libraries (standard cell library and the .lib generated by memory compiler) in the tcl script, but it seems only the standard cell library is being used. I am not sure whether I am following the proper steps. Would you please elaborate...
Hello everyone,
I am trying to use a memory macro in my design, but I am not sure how to do that. I have the .lib, .lef, and the .v files created using a memory compiler, and I am using Genus for synthesis. I read in the forum that I have to replace the memory module with an empty module during...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
