Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, as I know MDAC in pipeline ADC has the function of sample/hold. So why most pipeline ADC still use a extra S/H circuit in the very front of the ADC core?
Thanks
confuse; distorts
Schematic
middle stage output
final output
The topology is seven stage cascade differetial amp (3rd and 4th stage are in parallel to provide offset compensation).
I have tried to bias the diff amp at different operating points but the output still distort. I haven't met...
cooper wire
Hi all, I will use a piece of cooper wire as an antenna to sense the transmitted signal. But I wonder how much voltage can be generated by a piece of cooper wire (length=30cm)?
Can it generate an amplitude of 0.5mV sin wave?
Thanks
ook demodulation
Is there any simple topology envelope detector which can be integrated on-chip?
I need it to demodulate a OOK RF signal, the frequency has been down converted to 28MHz, so, I need a detector to work at this frequency. Thanks
There is one formula for computing Cgs which enable us to compute the best transistor size for minimum Noise Figure:
Gopt=α*ωo*Cgs*sqrt(δ*(1-c2)/5γ)
Generally, Gopt=1/50 ohms
And in the book of RFIC design written by Thomas Lee, these values are set to be:
α=0.85，γ=2，δ=2γ=4 for 0.5um
But I...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
