Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by driveforce

  1. D

    current mirror problem

    source degeneration is just put some impedance/resistor between the source of transistor and gound. by doing so, you have to also take headroom and noise issues into consideration.
  2. D

    gm/iD design methodology

    which paper are you talking? Can you provide title of that paper?
  3. D

    Berkely EE240 lecture notes

    berkely ee240 2007 should have same notes as those in 2006 **broken link removed**
  4. D

    Triode region of NMOS transistor

    channel length modulation has less impact?
  5. D

    Common-mode feedback in the full differential opamp?

    no
  6. D

    How many stages of op-amp should I use for a charge pump?

    Re: question on op-amp depends on your application. but generally, no more than 2
  7. D

    Use of DC operating point parameters in cadence

    cadence display gm operating point you have to sweep vgs first, then using the browsing function, which can be found in caluculator
  8. D

    Need help on level shifter problem!

    I didn't see this kind of level shifter before. why not using cross coupled diff pair without tail.
  9. D

    current mirror problem

    some things can be applied. 1. longer channel length 2. cascode 3. source degneration
  10. D

    How to place transistor in layout XL (ic5141)???

    shift+f allows you see all layers layout contrl+f takes every cells and sub cells as just a box.
  11. D

    Berkely EE240 lecture notes

    berkeley ee240 **broken link removed**
See more

Part and Inventory Search

Back
Top