Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by dillikumar406

  1. D

    How do you find the damping ratio of this feedback system?

    sqrt(5/2). no need of input response because c(s)/r(s) = g(s)/(1+g(s)h(s))
  2. D

    Width mismatch error in VHDL..!!!

    for demux you shoud have one input and many output. but in your code you defined many inputs
  3. D

    power amplifiers and classes of amplifier

    you can try the book "elctronic circuit analysis" by lal kishore
  4. D

    [SOLVED] Why does CMOS logic give complementary output?

    if you go through the operation of the elements in the design you can easily understand why it is working like. it is because of the opposite elements used in the design (pmos,nmos)
  5. D

    verilog to vhdl conversion?????

    registers are nothing but wires but we use them in behavioral description only
  6. D

    [SOLVED] not getting output even though no errors found when compiled

    there may be problem with your code
  7. D

    verilog to vhdl conversion?????

    in vhdl signals are the intermediate connections between the gates and modules. these signals are defined as wires in verilog
  8. D

    vlsi chip designing.....

    in verilog we can add delay by using # symbol in locking and non-blocking assignments. you can find them if you go through verilog coding books
  9. D

    [MOVED] vlsi chip designing.....

    Re: vlsi chip designing..... we can design buffer without using clock also. i dont know modelsim simulator
  10. D

    VLSI simulation tool.

    choose the software according to your project. xilinx is used for coding, but for simulating circuits and to generate schematic it is not suitable. for circuit designing you can use hspice, mentor graphics..
  11. D

    [MOVED] vlsi chip designing.....

    Re: vlsi chip designing..... buffer can be constructed as a cacaded version of two inverters. latch is a memory element which adds some amount of delay to the output and also requires clock.
  12. D

    [SOLVED] purpose of Resistors and Capacitors in CMOS inverter as a small signal amplifier

    resistor dissipates energy in the form of heat
  13. D

    [SOLVED] purpose of Resistors and Capacitors in CMOS inverter as a small signal amplifier

    capacitors are used to block dc and allow ac, it acts as a filtering agent.resistors are used as conducting ad discharging element to discharge the excess amount of heat generated during circuit operation towards ground thereby protecting the circuit.
  14. D

    help me to get IEEE research papers

    you can download them by getting membership in ieee.
  15. D

    [MOVED] Help with simulating inverter

    connect pmos in pull up section and nmos in pull down section.while pmos source is connected to Vdd and nmos source is connected to ground.
See more

Part and Inventory Search

Back
Top