Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by di_i

  1. D

    CFI Flash programming error

    Hi, I'm trying to program CFI Flash Device trough the CPLD system controller that is Parallel Flash Loader IP (PFL). All the time I have the same error message: Error (209025): Can't recognize silicon ID for device 2 Error (209012): Operation failed I checked all CPLD pins to be set as tri...
  2. D

    Fast Passive Parallel FPGA configuration through Parallel Flash Loader IP.

    So, the way to resolve it is to set pfl_flash_access_granted to "1", isn't it?
  3. D

    Fast Passive Parallel FPGA configuration through Parallel Flash Loader IP.

    Hi! There is a Cyclone 4 Development Board. MAX II CPLD is on the board. My purpose is to configure Cyclone 4 FPGA through Parallel Flash Loader (PFL) that is inside MAX II in Fast Passive Parallel Mode (FPP). My steps are following: - Attach specified .pof file to MAX II CPLD that is in...
  4. D

    Convert file .sof to .flash

    Hi, I try to convert .sof desing file to .flash using Nios 2 flash programmer to dolwnload to CFI 64MB Flash. Being in the folder the design is located, I type the following in console > sof2flash --input=proto_fpga_sm.sof --output=proto_fpga_sm.flash --offset=4E0000 --pfl...
  5. D

    Error in JTAG server -- error code 5

    I faced with the problem and if anybody could help me I would be pleased. So, the problem is - I try to program FLASH CFI device 64Mb that is on the Cyclone 4 DB. My actions are following: press auto-detect in quartus programmer -> the chain of fpga and cpld is shown below, attach flash...

Part and Inventory Search

Back
Top