Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: CMRR of OPA
Below is the excerpt of my CMRR simulation netlist using HSPICE and Cosmoscope
*******************************************************CMRR*****************************************************************
Xopamp In1 In2 Vdd Vss Vout opamp
VEP In2 Vout dc 2 AC 1
VEN In1 0 dc...
Hi there friends and fellow professionals!
Do anyone of you have Sysnopsys CosmosLE tutorial or complete reference? I have only the technical manual and it doesnt help me much. I hope you can upload here.
Thanks a lot!
layers sequence
Hi there friends and fellow professionals!
I have a question here. What is the correct sequence to draw a layout of NMOS using NPLUS, DIFF, POLY, CONTACT, METAL1, METAL2, VIA?
Hope all can help!
Thanks for your time and answers!
best website for job germany
in malaysia u can try these:
www.jobstreet.com
www.jobsDB.com
www.cari.com.my
www.starjobs.com.my (subsidiaries of The Star newspaper)
Thanks and good luck bro!
if i am not mistaken, semiconductor manufacturers use RF coil to melt silicon dioxide. The RF coil does not even contact the silicon dioxide and the temperature reaches 1200 degree celcius. In other words, radio frequency actually 'boil' the silicon dioxide crucibles. U can research on the RF...
final project ideas
how about automatic student attendance marker using RFID technology? All u need is RFID chip, RFID main control unit and a computer with interface software.
An RFID chip is embedded in student's ID card. When he or she enters the class, the main control unit inside the...
OPamp design!!
its a good beginner circuit, it will provide you with the design feeling. Straight away jumping to a large and complex circuit will make u lost.
Juz my two cents, coz i am currently designing high performance op amp.
Regards!
Hi fellow friends and professionals
I am a final year student and have been shortlisted for an interview for VLSI layout engineer position next week. I have prepared on some topics;
•MOSFET characteristics, operations, cross sectional view
•Digital logic gates, multiplexers, boolean...
Hi friends and fellow professionals
Thanks all for your comments and suggestion. I have simulated my op amp slew rate. Below are the netlist for my slew rate simulation;
Xopamp In1 In2 Vdd Vss Vout opamp
Cf Vout 0 20pF
RL1 Vout In2 5k
RL2 In2 0 5k
VEN In1 0 pulse 0 1 10n 5n 5n 500n 2u...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
