Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Check the power current. If current change before and after that, maybe it is ESD or latchup. If the phenomena can be repeated on the same die, it is latchup. But normally if latchup, output should be close to zero.
For low efficiency application , you can refer to page 366~369 of <CMOS circuit design layout and simulation> by R.Jocob Baker Harry W.Li David E.Boyce.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
