Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
If you are certain your circuit is designed properly, then use initial conditions to set V1 to low and V2 to high and simulate.
If not, since your oscillator appears to be an LC-tank; make sure your gm-stage is producing enough gm (>1/Rp).
Dear EDA/Cad experts:
Can you help me with a resource (e.g., document, tutorial, example or video) on how to setup user accounts and environment for Cadence virtuoso under Linux OS? I have already installed Cadence virtuoso so this is not about tool installation.
I have been on the user side...
Dear EDA/Cad experts:
Can you help me with a resource (e.g., document, tutorial, example or video) on how to setup user accounts and environment for Cadence virtuoso under Linux OS? I have already installed Cadence virtuoso so this is not about tool installation.
I have been on the user side...
Dear Expert Designers:
I am trying to add an instance array to my schematic whose length is a parameter, say N.
If instance array name is myarray, I would normally use something like myarray<7:0> as instance name but here I want "7" to be a parameter, say N. I tried something like...
Thanks for your reply.
Can you name some tools?
Schematic simulation should have an assumption of layout effects, otherwise schematic MM simulation would not show any variation but it does. So it assumes something and my question was does it assume best (close placement) or worst (far away...
Hello all Analog Design Experts:
Consider a simple scenario of mismatch between two transistors in a simple current mirror. Monte-Carlo simulation for mismatch-only in schematic points to some mismatch in currents (say few %).
We know the matching is affected by both schematic parameters...
Extraction is a way to go but as I explained earlier, I only want to have the grid up to M5. If I try to extract a power net, how can I tell the tool to extract the net up to a certain metal level and stop further down? Maybe it is possible but I didn't find it in either QRC or Calibre.
Hi all Analog Design experts:
I have a simple question. What is the parameter for mismatch (local/intra-die variation) coefficient in BSIM4? It may be known to some of you as "pelgrom's coefficient".
I understand one can do a Monte-Carlo simulation and find the coefficient but I just wonder...
This is not always readily possible specially when you have a lot of pins and labels. Have tried it already.
- - - Updated - - -
Because that will generate an extracted view which is not really a layout view. It is an extracted view.
I filed a ticket with Cadence and they confirmed this is not possible, it is either a bug or not implemented, bottom like does not work as intended. Shame on lousy tools they make.
Hi all,
In Cadence Virtuoso Layout-L tool, I am trying to extract my chip power grid from the top layout and simulate it. I open the top layout and use Connectivity->Nets->Mark to trace connectivity and highlight Supply and Ground nets in the top layout. I ensure vias are included for saving as...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
