Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
for compiling different file locating in different library you have to change library .... coz we can compile only those file which are located in present library....
vhdl interview questions with answers
you can find similar questions on asicbank.com
or vlsibank.com, asicworld.com... lots of websites are there.... just go to google and type Frequently asked question in VHDL... you will find the similar results
regards
Deepak
how to splir a bus in vhdl
its depend s on HDL ... if you are using VHDL then you can use alias keyword...
for ex..
IR : std_logic_vector(18 downto 0)
and you want a variable rd1_erg which should be a part of IR from 11-13 then you can declare this as like
alias rd1_reg:reg_addr is IR(13...
too many port connections. modelsim
no you dont have to modify your test bench for post par.....just call .sdf file in model sim....procedure you can find in Help menu ... coz this depends on your version....let me know if you r facing any problem after doing this ....
Hold Time
hi
i have some confusion regarding hold time violation... i have asked to several person for that one. whether we can remove hold time violation by increasing/decreasing frequency. all d person told me different answers. some told me we can... but some told me we cant... can any...
For basics you can refer CMOS neil weste
but if you want to make good concept and deep study then refer Digital integrated Circuit by John M Rabbey.
That is very good book. but if you dont know basic concept of CMOS , better you first go through neil weste then after read rabbey.
Bidirectional bus?
bidirectional bus is used for transferring data to both side.... but if you tell us what you want ... then i can tell you specifically.
Antenna Effect
antenna effect refers
Its occuring during manufacturing proccess.
Antennae are floating conduction layers without shielding layer of oxide [16]-effects poly and metal layers
The random discharge of the floating node could permanently damage the transistor
The best solution...
Power Planning
that widths are provided in the project ...as an constraints... if you are doing just only practice on any tool then you can give by default value that will be given in the manual....
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
