Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi~
I want to do a fast simulation by removing a complex module (CALC). Then I used generate statement like this below:
generate
if (fast_sim = = 1) begin
CALC u_calc(
);
end
endgenerate
However, I find that I can't refer the u_calc module in SIM_TOP which needs to defparam a parameter in...
Hi
When I try to look at the signals, I always add a new panel and then copy & paste the signals from the signal lists I created.
But there is a problem. I can't paste the signal to the end of signal list but the second to the list, i.e, I can only paste to the above of signal highlighted. Then...
Hi，I am a freshman in ASIC.
Now I am playing with ETS pre-layout STA in setup stage.
I am assuming that WLM model is working because the variable is set by this sentence.
set_var enable_wire_load_model_support 1
but actually, the net delay is 0.000 and this is displayed behind
Wireload...
I am given instructions to set IDCODE registers no ATPG
Actually, if I don't do so, there is an error.....
like
SDC-9006-U: Invalid cell library. function name = DFF, cell library name = SCWDFFQXC1, cell unique
name = IDCODE_0.DIRBIT_31.A02
This is fujitsu's FANTCAD. I suppose it is relating...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
