Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
A question related with false path. How smart is the current generation of STA tools in figuring out false pathes, such as the longest path in carry-bypass adder which is a false path? I will imagine there are a lot of such pathes in fast adders/multipliers.
Latch synthesis
Latch are used for high performance designs. There is a good paper talks about computing/verifying the cycle time for designs with many latches, given the setup/hold and delay of combinational logic.
"Verifying Clock Schedules," Thomas G. Szymanski, Narendra Shenoy, ICCAD 1992...
Layout Migration
just a dumb question on analog layout migration. As analog layout is sensitive to parasitic, matching etc, after migrating to a different process, will the circuit work? How much manual tuning is required if any?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
