Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i have a question that is asked in an interview . i am writing into fifo asynchronously with 25 writes per second and reading form fifo with 25 reads per second synchronously. then what the depth of this fifo?
My answer is no fifo required..am I correct?if not please explain the right ans
hold time dbt
Can some body plz explain the following to me :
because the launch edge and the capture edge is the same edge, the hold timing check doesn't depend on the clock period.
how can launch edge and capture edge be the same for hold time?
HI,
I come across this question at several places but never got the right answer:
there are 3 parallel layers of metal interconnect and all three of them are switching as below:
case1:the middle interconnect is switching in one direction(say 0 to 1) and the outer 2 interconnects are BOTH...
capaticance
HI,
I come across this question at several places but never got the right answer:
there are 3 parallel layers of metal interconnect and all three of them are switching as below:
case1:the middle interconnect is switching in one direction(say 0 to 1) and the outer 2 interconnects...
how to log onto eetop
I am sorry but I did not get what an eetop means..is it a website ?
Can you please give me the link to the book if u hv it..thanks a lot for the help
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.