Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I wonder any suggestions for verilog/sv parser for multi-modules.
My task is to analyze the signal connection relationship in top module. To understand that, you can not just parse one module but multiple modules to know the input/output relationship. The tool like verible-verilog-syntax only...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
