Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
ring voltage controlled oscillator
The temperature is fixed, default 27 degrees. The process model is typical and is fixed in the simulation, so the variation of the output waveform doesn't result from the model changing from 'slow' to 'fast'. And the power supply is also fixed. In a short, all...
ring vco
Designed a ring VCO using 0.18um CMOS process. The simulation tool is Hsp!ce. When measuring many different cycles (using .me@suRe statement), it was found that the durations per cycle were always changing. The design target is 1.140ns per cycle (about 877MHz), but the output varys...
I'm working on a 900MHz PLL-based frequency synthesizer. I wonder if anybody can give me some advice on the testing of the frequency synthesizer (such as test machines, test set-up block diagram, etc.)?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
