Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'm working on a 900MHz PLL-based frequency synthesizer. I wonder if anybody can give me some advice on the testing of the frequency synthesizer (such as test machines, test set-up block diagram, etc.)?