Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello everyone,
has anyone experienced the following error while running optDesign (IPO) in EDI-10.12?
<CMD> optDesign -preCTS
**DIAG[doFGMasterLoop.cpp:427:createMaster]: Assert "!theMaster_"
**ERROR: (ENCOPT-660): Could not run optDesign because of previous error...
Hello there, I would appreciate any help on the following issue.
I have a multi-level clock gated design, which I would like to post-synthesis simulate, prior to back-end.
The clock latencies from the root pin to the FFs through the different clock gating cells differ from 10% of T, to 40% of...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
