Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
basically, i want the voltage to stop climbing when it reached maximum vg value to match my measurement data.
any method to achieve this?
Pls help!! thanks!
In this simulation, the key is the gate capacitance which is defined by the tox and tox has a default value. So, i don't think this is the reason for the simulation not running correctly.
Is there any kind soul can debug my netlist? thank you!
Could someone please help me with the gate-charge simulation netlist?
Trying to use 2 fixed current source ig & id but I encountered 2 problems:
1) vd vs charge, vd rises initally before decreases as expected
2) vg does not level at maxVg=6V
Thank you in advance!
******* QG Simulation...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
