Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Heres an interview question which I am having trouble with:
Consider a CMOS inverter. Replace the NMOS in it with a PMOS. How would the VTC curve look like?
I was told that one PMOS would always be in saturation.
Since the source voltage of the lower PMOS is tied to Vout, how can we figure...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
