Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi Everyone,
I'm fairly new to FPGA programming and this is my first post on the forum. I'm currently building a new camera using an Artix-7 FPGA and the Vivado design suite (using verilog). The image sensor supplies its data via 8 LVDS DDR lines and 1 LVDS clock. So far, the project is going...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
