Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I encountered a very strange issue with a Cyclone II design from 2014. I am wondering if the FPGA configuration is being corrupted after 4 to 6 hours running. According to Altera AN357, the CRC check can be read from user logic and "To access the logic array, the _crcblock WYSIWYG atom must...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
