Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Receiver or Transmitter or Synthesizer? I suggest you do some background reading and a good place to start is by reading IEEE JSSC and conferences such as RFIC and ISSCC.
vce saturation voltage
What is the meaning of Vce(sat)? If Vce(sat) of a BJT is 0.6V does it mean that the Vce must exceed 0.6V to ensure the transistor is in active region?
Thanks
I am talking about both simulation and measurement. However, I don't see this in spice simulation. So the gain and NF seem to vary with the impedance connected on the AC ground path. I believe the causes are mutual inductance, coupling between the differential inputs and non-ideal ground. Any...
One of the input of the LNA is bypassed using a capacitor to ground, the other one is matched to 50 ohms. The gain is dependent on whether I add a 50 ohms in series with the bypass capacitor. Without 50 ohms I see Differential Gain -6dB, with 50 ohms I see Differential Gain -3dB.
I think I should clarify. I would like to obviate the need of a balun so for a differential input LNA, I connect one of the input to AC ground whereas the other input is matched to 50 ohms. From the measurement I found out that the AC grounded input also needs to be connected to a 50 ohms to get...
I am simulating a differential LNA as single-ended by connecting one of the input to AC ground. When running Pnoise I see noise contribution from transistors in the AC ground path. How is that possible?
I did a fitting of my circuit bandgap current in matlab. Basically I exported the current data to matlab and fit the data into a second order equation. Then you can use idc component in analogLib and enter the dc current, tc1 and tc2.
Overall it fits pretty well with the actual circuit, maybe...
cadence temp temperature
Hi,
How does the temperature coefficient work for idc component in analoglib of cadence? I am trying to emulate a ptat and a bandgap current using this component.
Thanks
Added after 41 minutes:
I got it
I=Inom*(1+TC1(T-Tnom)+TC2(T-Tnom)²
Does anyone know a smart...
I am measuring the RF receiver without any input matching and see a very noisy downconverted signal instead of a single tone. Is the circuit oscillating? How do I determine whether the circuit is oscillating or not?
Thanks
Hi,
How do I calculate or estimate roughly the metal line capacitance per unit area? Someone told me it is roughly 1fF/um² in modern process. Anyone?
Thanks
deep n-well in mixed signal layout
Is ok for 2 NMOS to share N-Well instead of connecting two N-Wells together by metal? It seems ok to me though ideally connecting them by metal would be closer to the model provided by foundry. Anyone?
Thanks
lna stability equations
I added a 20f capacitance between the output node and Vdd in the simulation. The LNA still works fine in simulation but will it in real silicon?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.