Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by CCU_HRS

  1. C

    using multibit Flip-Flop in gate-level optimization with Design Compiler

    but the company give me gate-level netlist only
  2. C

    using multibit Flip-Flop in gate-level optimization with Design Compiler

    Hii, I'm remapping the gate-level netlist using design compiler and I want get new gate-level netlist which include mutlibit cell. My original gate-level netlist have many 1 bit FF , and my new cell library have 2bit FF better than two 1bit FF , I want mapping them with multibit FF, how can I...
See more

Part and Inventory Search

Back
Top