Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by capital_zach

  1. C

    [SOLVED] Hold range and Pull out range

    yes I don't know the control voltage. By the way, I will stick to your suggestion with documentation. Maybe I'm overthinking about this matter..hehe
  2. C

    [SOLVED] Hold range and Pull out range

    Ok. I'll check the documentation. It's not that I don't want to check it with the documentation. Just curious how actually center frequency is measured.:smile:
  3. C

    [SOLVED] Hold range and Pull out range

    Other than specification, there is no other way to check this?
  4. C

    [SOLVED] Hold range and Pull out range

    LvW.. I've one more question. Sorry I asked you a lot. Hope you don't mind. My question is...how can I measure the center frequency of VCO (simulation)? Is it true that the input voltage of VCO should be zero to find the center frequency of the VCO?
  5. C

    [SOLVED] Hold range and Pull out range

    Thank you again for your explanation. You helped me a lot:)
  6. C

    [SOLVED] Hold range and Pull out range

    For ac analysis, the input signal should be VAC right? So far I can understand, how you find fn. But I'm not very clear with Qp. Can you elaborate more about that?
  7. C

    [SOLVED] Hold range and Pull out range

    Hi Lvw..I have one more question..How can we measure natural frequency wn from the simulation??
  8. C

    [SOLVED] Hold range and Pull out range

    Oo I get it now..Thank you for your explanation:)
  9. C

    [SOLVED] Hold range and Pull out range

    If I'm not mistaken, (a) is lock-in range(lock-in process) right?
  10. C

    [SOLVED] Hold range and Pull out range

    Thank you for your replies. It is very helpfull.
  11. C

    [SOLVED] Hold range and Pull out range

    so for this simulation, if the initial input frequency is 50kHz and suddenly the input frequecy is change 54kHz(more than pull-out range), the PLL will locked out right? And this is called pull-out range. And for hold range. If the initial input frequency is 50 kHz and the input frequency is...
  12. C

    [SOLVED] Hold range and Pull out range

    can you give me an example(if possible with value of pull-out range, input freq.)? I think I got the general idea but I want to know it better.
  13. C

    [SOLVED] Hold range and Pull out range

    Hi everyone, I have a problem in understanding the difference between hold range and pull out range. It seems that this two are just the same. Can anybody help me to explain this? From Roland E. Best: The hold range: This is the frequency range in which a PLL can statically maintain phase...
  14. C

    Question: 90 degree phase shift

    My signal wave is a square wave and the intended circuit is a normal OP-Amp used as comparator. So the slew rate for ua741 is fix right? There is no way to increase it except by using other type of OP-Amp? Because in my p-spice there is only ua741.
  15. C

    Question: 90 degree phase shift

    if I use ua741 as my OP-Amp. Can I increase the slew rate of the output signal, so that the output signal can be a fine square wave?

Part and Inventory Search

Back
Top