Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Ok. I'll check the documentation. It's not that I don't want to check it with the documentation. Just curious how actually center frequency is measured.:smile:
LvW.. I've one more question. Sorry I asked you a lot. Hope you don't mind.
My question is...how can I measure the center frequency of VCO (simulation)? Is it true that the input voltage of VCO should be zero to find the center frequency of the VCO?
For ac analysis, the input signal should be VAC right?
So far I can understand, how you find fn. But I'm not very clear with Qp. Can you elaborate more about that?
so for this simulation, if the initial input frequency is 50kHz and suddenly the input frequecy is change 54kHz(more than pull-out range), the PLL will locked out right? And this is called pull-out range.
And for hold range. If the initial input frequency is 50 kHz and the input frequency is...
Hi everyone,
I have a problem in understanding the difference between hold range and pull out range. It seems that this two are just the same. Can anybody help me to explain this?
From Roland E. Best:
The hold range: This is the frequency range in which a PLL can statically maintain phase...
My signal wave is a square wave and the intended circuit is a normal OP-Amp used as comparator. So the slew rate for ua741 is fix right? There is no way to increase it except by using other type of OP-Amp? Because in my p-spice there is only ua741.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.