Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all,
I am designing an inverter on cadence, now I have an error I can not solve, please help me...
(Gates not over TG) NOT covered by GRLOGIC) OR ((Gates not over TG) under QT MIM capacitor), must have a RX tiedown by M1 metal
Thank you!
Leon
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
