Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by bvpk

  1. B

    clock to Q delay increase in setup time

    hi lostinxlation, can please elaborate little bit on it. thanks,
  2. B

    clock to Q delay increase in setup time

    Hi every body, I just want know (In D flip flop)why does the clock to Q delay increases when D input reaches minimum setup time.
See more

Part and Inventory Search

Back
Top