Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'm an EE designing ASICs. I enjoy it very much. I also find learning about and writing software enjoyable. So, from the view of "Do-what-you-like", I could've gone either way. That said, it appears to me that software route has more jobs available than hardware - if jobs are what you are...
If you are young, energetic, ready to learn alot, and don't have any major responsibilities (like wife and children),.. I would recommend going to a startup. You can always get a job at a big company later on.
28.7% (in mW) more dynamic power consumed by Synchronous Reset design versus Asynchronous Reset design.
18% (in uW), more leakage power consumed by Asynchronous Reset design.
These are the results when running report_power from Synopsys Design Compiler
Asynchronous Reset Design, 90 nm, 200+...
Hi,
Well, I did an experiment on a 180,000 gate module - one with asychronous reset, the other with synchronous reset. Synthesized them both and ran dc_shell command called report_power. In a 90 nm process, the results showed that synchronous consumed 30% more dynamic power (in the mW range)...
Re: clock design
novicelsi,
is there a reason why duty cycle has to be 10/50? also, why is flop count an issue? are you running out of room in your chip?
Re: debussy!
Hi,
Debussy can also help you trace a waveform signal to source code. As you view source code, you can figure out which module is driving a signal and it can show you which is receiving a signal. In addition, you can see the values each wire or register in your source code are...
Re: RTL question
If that combo block contains one state machine then I don't see a problem either. But if you are mixing state machines within one combo block, then you've got a problem (or rather, a major headache).
Hi,
If you happen to have Synopsys Design Compiler in-house, this might help. This example uses a 130 nm library from LSI Logic. So, yes, the library and technology matters. The example below is if Synopsys reports cell units - which it did for 130 nm LSI library.
Gate Count estimation...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
