Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i use smic 0.18um technology,design a lna
S and B of nmos should be connected together to gnd,
i connect the S and B together in the inside of the noms ,
but lvs prompted it is a question.
i am a beginner in layout ,i want to know do that is or not right??
thanks very much!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
