Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Can some one please help me with this issue.
I have 3 different projects A1, A2, A3 and i am using ifdefs. Can someone tell me a way to avoid such scenario
code1 and code2 are same, i dont want to use ifndef . So can...
In one of my projects
I have got timing violations for a same register at different times. I wanted to know if though the timing violations are at different times, fixing one would fix the other violation at different time also right?
I need to design a project spec for a course. The course needs a design project which requires verilog. The verilog code is to be synthesized using cadence. Can some one suggest me good projects or some ideas on which I can design the spec on.
programs used for drawing circuits
I am sure my reply to this post is wierd, since you are talking about linux. Use Microsoft visio for drawing circuits, its really good. I used it for my projects and it helped me a lot.
I think burst size four is common. Intel Pentiums II and III had cache blocks of length 32 bytes. Since the system (memory) bus is 8 bytes, a burst of 4 yields 4x8=32 bytes, exactly enough to fill a cache block.