Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
thank you very much all. Think that my job is not simply.. first i should try to implement with small number of bits. j_andr:))i must consider your code too..
we imagine that there is a selecting device which must be programmed by using vhdl. it must sellect a big product.If the product is big then it must be pushed down from the strap on the device by using airpistol.There are lots of detecting elements and laser ,which should rays the product...
I can reduce the number of bits. Actually there is a signal on labview and it has 2040 bits i should send this signal to fpga and then examine it.Like i said i can reduce the number of bits but i havent imagine yet how i can implement it in vhdl...
Hii all;
i am pretty new vhdl user and i am trying to solve a problem,which is difficult for me nowadays . I have two std_logic_vectors.First one has 5 bits,which must have (11111).Second one has 2040 bits,which is arbitral and i must divide up 2040 bits to 24 outputs that means each output...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
