Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Dear when i do layout using tsmc13rf i created via (M1-substrate)&(M1-nwell) so when i using tsmc65N i am
missing via (M1-substrate)&(M1-nwell) bulk .kindly your advice
power conversion efficiency of AC DC converter
I confused about power conversion efficiency of AC DC converter
PCE= Pload/(Pload + Ploss + Pactive) 100%
@OR PCE= Pout/Pin= IDc*VDC/Irms*Vrms 100%
I can't use tranformer due to that the input is ac voltage source is series with cap and if i use transformer the voltage drop on the primary side is so low
Hello guys,
I am going to design ac/dc circuit low freq and min input voltage.
the efficiency of schematic of the circuit using cadence is about 81%
but when i run process corner the efficiency of post layout become low around 40% at high temp 27c, and at low temp -40c the efficiency is...
You can get to the dialog through the Virtuoso menu Calibre > Setup > Calibre View. Schematic Library (Empty)
,but when i run PEX i do the settings
CalibreView Settings:
// Output Library: sensor
// Schematic Library: sensor
// Cellmap File: ./calview.cellmap
// Log File: ./calview.log
//...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
