Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'm new to Verilog. I'm reading "A Verilog HDL Primer" by Bhasker along with other Verilog description sources. I have a question about tasks, functions, and modules. Why would you use a task or function within a module instead of just writing Verilog in a module
and then instantiate the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
