Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by blankcd

  1. B

    Developing DVI receiver on Altera FPGA

    Re: DVI, any help? DVI use TMDS chip. You can find TMDS chip from Silicon Image or TI website Silicon Image Homepage is www.siimage.com DVI spec is here www.ddwg.org have a nice day
  2. B

    Analog Power vs Digtal Power

    go to analog device website. https://www.analog.com You can find AD9884A Evaluation Kit Schematics. This AD9884 Schematics will help you.
  3. B

    3Volt power supply - some advice needed

    Re: 3Volt power supply. RC1117 3.3V is very good. You can find it in **broken link removed**
  4. B

    Anyone have I2C Slave Verilog code?

    i2c verilog code Hello. I found i2c code in following website. https://www.opencores.org
  5. B

    modelsim 5.6b in win200 sp3 - error

    Did you see exmaple Code? Maybe, is there a $exit code?
  6. B

    Anyone have I2C Slave Verilog code?

    i2c slave verilog I need I2C Slave Verilog code. Not VHDL code. And RTL verilog code. Not Behavioral code. Have a nice day.
  7. B

    How to simulate Post-P&R?

    I find! Following Website **broken link removed** good document
  8. B

    How to simulate Post-P&R?

    I am beginner of losig design and simulation. I want to do timing simulation using modelsim and Xilinx. (using SDF file, verilog code not VHDL) Someone explain me in detail, taking example. have a nice day.

Part and Inventory Search

Back
Top