Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi friends, I'v got two questions to ask.
--1--
If the circuit need more than 10 commands to operate, and I wanna design a fsm to realize this function. The question is considering some other inputs, then fsm' s decoding combinational logic will be complicated slowing down the operating...
Hi friends,
I wanna ask a question about the design of USB2.0 Phy. We know that the USB Phy can sample the 480Mb/s (high speed mode) and the 12Mb/s (full speed mode) serial data using two CDR circuits, and the the recoverred data rate has not been changed out of the CDR circuits. Then the...
When I am reading the Verilog code of USB2.0 device controller, I have a question.
The Rtl code is as follow:
`C_EP0_DA_OWDA: begin //this state is to wait the out data
if (((RxData0 & DataTog) | (RxData1 & ~DataTog)) & CSR0[0])
NextEP0State = `C_EP0_DA_OTRNT; //Nyet...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
