Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: photodetector amplifier
Could you paste your circuit and simulation result ,so we can help you to analysis the problem .
BTW, What is your photodetector output signal ? Current or Voltage?
What is the relation between the Output and Input Photo Signal?
First, what noise come from the buffer ? Device noise or 1/f or other?
Second , you can try according dick_freebird and erikl suggestion ,
third, I think you can use differential to sinle buffer such as comparator as the first buffer , remember , the VCO power supply and comparator power supply...
I you want heriraical level ,I think you should have the bottom schematic and symble at first ,so you can convert the cdl to schematic .
Remmeber ,you should delete the subcircuit nelist, and moidify the reference library just as convert verilog to schematic?
Hopw it help you , and you can have...
I use IC5141 to simulate the circuit ,but I can not load the simulation setup which I have saved, such as analysis condition setup etc....
Could Someone have solution to this problem...
DRC only check the violation for manufatured, they do not consider the parasitics, if you want performance and high yield , you should modified the layout
I have been design a Oscillator for 32.768K, and when I simulate the ciruit ,the oscillator can work ,but when the simulate time is long ,such as 500ms and more
the amplitude will decrease from 3.3V to zero(the power supply is 3.3V), could some one give me advice ,thanks
Re: matching methos?
I think you are right , and the matching not only in layout ,but also in circuit design.
The TI high performance product has its own process surpport such as triming ,with this tech, you can got very high precision reference , this in only one example, and some special...
I hope someone can give some information about N substrate and P substrate process. I found a dual -slope adc design ,which used N substrate process and I do not know the reason.thanks
I have met the problem when design the differential receiver used in USB 1.1 Transceiver,according USB 1.1 spec, the differential sensitive is 200mV ,and Common mode range is 0.8 to 2.5V (include dierential range).
So the comparator is needed to compare the (v2-v1) and 200mV, I used the two...
Hspice can not simulate the noise of SC,because the noise parameter can calculate during the AC analysis, so the Spectre RF is recommanded.
PSS , pnoise and PAC is used to simulate the period ac signal such as the SC filter circuit.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
