Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by beba001

  1. B

    Error: (vsim-3043) fibre_mgt.v(154): Unresolved reference

    How do I set ALIGN_COMMA_MSB attribute in TRUE mode? default code when I running rocketio cores is: // synthesis attribute ALIGN_COMMA_MSB of GT_FIBRE_CHAN_INST is "FALSE" Thanks.
  2. B

    TX_DATA_WIDTH of GT_FIBRE_CHAN_INST attribute

    Hi. What mind this code in verilog: // synthesis attribute TX_DATA_WIDTH of GT_FIBRE_CHAN_INST is "1" Thanks for your help.
  3. B

    Looking for examples of Rocket IO for Virtex II Pro

    Re: rocketIO Could you tell me, where can I get this V2 users guide please? Thank you
  4. B

    Looking for examples of Rocket IO for Virtex II Pro

    Hallo, who can give me some code examples about Rocket IO (fibre channel) for Virtex II pro . Thank you
  5. B

    Info about Rocket IO for Virtex II Pro

    Hallo, who can give me some artiles and examples about ROcket IO for Virtex II pro Idea . I read user guide 24 for Xilinx is not clear for me Question . Thank you

Part and Inventory Search

Back
Top