Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi I am a "cpu architect" quite new to eda tools and similar.
I reached this forum while I was looking for a memory compiler ( or better a "cache compiler") that is able to (roughly) evaluate the energy aspects of the cache as a whole. In particular what happens to the cache energy consumpitions...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.